Single-Chip, 10-Gigabit Ethernet Switch LSI
نویسندگان
چکیده
To develop flexible, highly reliable IT systems, there is an emerging need to provide compact, low-cost, and low-latency 10-Gigabit Ethernet switches to interconnect highspeed servers and large storage systems. To meet this need, Fujitsu has developed the world's first single-chip, 10-Gigabit Ethernet switch LSI. This LSI features twelve 10-Gigabit Ethernet interface ports that support layer-2 switching functions. It has a newly developed I/O circuit called the enhanced 10-Gigabit Attachment Unit Interface (eXAUI) that can transfer 10-Gigabit Ethernet signals over a 25 m copper cable, making it possible to reduce the size, cost, and power consumption of IT systems. The chip has been incorporated into 10-Gigabit Ethernet switches that are now deployed in data centers and high-performance computing applications. This paper describes the key technologies of this LSI, its functions and structure, the eXAUI circuit, and the integration of its circuits. It also includes an evaluation of the LSI’s performance and a brief description of a reference board for the LSI.
منابع مشابه
10 Gigabit Ethernet Switch Blade for Large-Scale Blade Servers
The introduction of blade servers for diverse applications is expanding rapidly. The switch blade—a key network component of the blade server—must provide high performance to accommodate growing data-communication demands generated by network consolidation as in Fibre Channel over Ethernet (FCoE), have a compact, low-power-consumption design, and have switch control software optimized for blade...
متن کاملQoS controlling for IBM Network Processor based Gigabit Metro Switch
Recently, Gigabit-Ethernet is rapidly deployed, for the requirement of providing high-speed access technology on service provider, easy and simple management with legacy Ethernet, and to be line-up from Ethernet to 10G Ethernet with standardization of IEEE. Furthermore, very high scaled MAN(MetroPolitian Network) has constructed on several country by Gigabit Ethernet and also made main streams ...
متن کاملArchitecture and Hardware for Scheduling Gigabit Packet Streams
We present an architecture and hardware for scheduling gigabit packet streams in server clusters that combines a Network Processor datapath and an FPGA for use in server NICs and server cluster switches. Our architectural framework can provide EDF, static-priority, fair-share and DWCS native scheduling support for besteffort and real-time streams. This allows – (i) interoperability of schedulin...
متن کاملQueue Management for Shared Bu er Switch Architecture
| In this paper, we present the design of a scalable queue management for shared bu er switch architecture by using non-linked-list implementation. In the traditional switch design, linked-list is the widely adopted implementation to maintain the packet bu er. However, to design a linked-list architecture in hardware increases the size of chip and also limits the operating frequency. By using t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006